

## BCD ADDER ENTERPRISE EXHAUSTING NOVEL REVERSIBLE LOGIC FOR STUMPY POWER APPLICATIONS

G. DIVYASREE\*, M. SANJAY\*\*

PGSCHOLAR\*, ASSISTANTPROFESSOR\*\*

DEPARTMENT OF ECE, VAAGDEVI ENGINEERING COLLEGE, BOLLIKUNTA, WARANGAL

### ABSTRACT:

Reversible logic has received great attention in the recent years due to their ability to reduce the power dissipation which is the main requirement in low power digital design. It has wide applications advanced computing, low power CMOS design, Optical information processing, DNA computing, bio information, quantum computation and nanotechnology. This paper presents an optimized reversible BCD adder using a new reversible gate. A comparative result is presented which shows that the proposed design is more optimized in terms of number of gates, number of garbage outputs and quantum cost than the existing designs

### INTRODUCTION:

Reversible logic is an interesting area, which is highlighted due to its involvement in numerous technological design implementations. It is one of the potential techniques in the field of nano scale engineering where power dissipation

reduction is a major criteria. The existing technologies are more prone to the heat dissipation, which is a major disquiet from the point of designer as well as end user. When the designer introduces a new design, as example mobiles, which include highly scalable technology may use impractical and in adequate range of parameters such as voltage or temperature. The major advantage of any design with reversible logic is complete reduction of power dissipation, which results in zero heat-generated products. Investigations based on irreversible logic shows that the energy lost on every bit of information is  $kT \ln 2$  joules; where T is absolute temperature and k is Boltzmann constant.<sup>1</sup> Such energy lost would not occur if the process uses reversible method.<sup>2</sup> This is because the amount of energy that is dissipated has a direct connection with the number of bits that are erased during the computation. This result in a circuit with reversibility technique, in which any bit of information will not lose energy while employing the reversible computation, where

as the reversible computation is performed using reversible gates.<sup>3,4</sup> Despite of their large area, reversible gate designs are proved their low power advantage compared to their counter designs using CMOS logic. The important measuring parameters for logic design using reversible gates includes the number of gates used for the design with less number of unused outputs also called as garbage outputs. The optimized design also concerned about minimum number of inputs, which are left constant. The crucial design aspect for reversible logic lies in reduction of number of unused outputs because the accumulation of garbage by at least single digit causes an exhaustive and excessive execution of the circuit. Hence, a very important design aspect of reversible logic is to use less number of garbage bits. One of the design aspects behind reduction of garbage outputs is to use large number of gates in the circuit design. Dynamic programming is the one that allows the user with lowest garbage count during the synthesis step. Circuit that uses Toffoli and Fredkin reversible gates results in minimal garbage. Switches that use “don’t cares” also results in minimal garbage. Quantum technologies are the one that may use reversible logic. An example of complex antenna simulation design in which

reversible logic is implemented in hidden but may not be seen as a separate logic. However, the importance of simulation reveals the reversible transformation in the process of propagating a wave.

## MATERIALS AND METHODS

In this paper, BCD adder is implemented in two ways primarily using logic gates in traditional way and the same using reversible logic Gates, the corresponding flowchart shown in Figure 1 represents algorithm steps required.




Figure 1. Flowchart.

## Traditional BCD Adder

The traditional BCD adder is implemented by considering logic gates as shown in Figure 2. It uses

two 4-bit adders and one correction circuitry in which OR and AND Gates were used.




Figure 2. Conventional BCD Adder

**DESIGN OF BCD ADDER USING RLG**

Reversible Logic Gates (RLG) is differentiated based on their complexity and input/output relation. Basic RLG's exists with sizes from minimum 2x2 to maximum 5x5 input/output combinations. The proposed work considered three types of RLG's namely HNG, TSG and BBCDC for the design of BCD adder.<sup>5</sup>

**HNG GATE**

A HNG (Hybrid New Gate) is a basic RLG gate, which uses four variables for input/output combinations as shown in Figure 3. The best implementation of this gate is ripple carry adder since using single gate itself it produces sum as well as carry output hence reduces the number of garbage and gate counts




Figure 3. HNG 4x4 Gate.

**TSG Gate**

Figure 4 shows TSG gate implementation for full adder. If the input C is made zero then the circuit acts like a full adder and the output R gives the sum and the output S gives the carry out.




Figure 4. TSG 4x4 Gate.

**BBCDC Gate**

A BBCDC (Binary to BCD conversion) is a 5X5 reversible gate shown in Figure 5, is used in the implementation of BCD adder.<sup>9</sup> Table 1 shows the corresponding input/output vectors. Design of BCD adder using reversible BBCDC gates is shown in Figure 6, which requires a minimum of nine inputs A0-3, B0-3 and five outputs in which four bits are for sum bits S0, S1, S2, S3, and Cout.<sup>5-17</sup> Four bits are required to code the augends, which makes eight bits, and including circuit carry bit it makes the nine bits input.




Figure 5. BBCDC 5x5 Gate.




Figure 6. BBCDC 5x5 Gate.



Table 1. Truth table of BBCDC Gate


Inputs					Outputs				
E	D	C	B	A	T	S	R	Q	P
0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	0	0	1	0
0	0	0	1	1	0	0	0	1	1
0	0	1	0	0	0	0	1	0	0
0	0	1	0	1	0	0	1	0	1
0	0	1	1	0	0	0	1	1	0
0	0	1	1	1	0	0	1	1	1
0	1	0	0	0	0	1	0	0	0
0	1	0	0	1	0	1	0	0	1
0	1	0	1	0	1	0	0	0	0
0	1	0	1	1	1	0	0	0	1
0	1	1	0	0	1	0	0	1	0
0	1	1	0	1	1	0	0	1	1
0	1	1	1	0	1	0	1	0	0
0	1	1	1	1	1	0	1	0	1
1	0	0	0	0	1	0	1	1	0
1	0	0	0	1	1	0	1	1	1
1	0	0	1	0	1	1	0	0	0
1	0	0	1	1	1	1	0	0	1

Consider adding 9+9+1 in decimal, gives 19, in straight binary this should produce an output of 100112, but this is an invalid number in BCD. Because in BCD code the

four bits binary which only represents decimal numbers 0-9. Table 1 shows decimal numbers 0-19 with their binary and BCD codes.

SIMULATION RESULTS:





## CONCLUSION

Low power BCD adder was implemented using BBCDC reversible logic. Different parameters such as number of unused outputs, constant inputs, delay, area, number gates used, power, and PDP are compared for different BCD adder logic designs

## REFERENCES:

1. Sayem ASM, Ueda M. Optimization of reversible Sequential Circuits. *Journal of Computing*. 2010 Jun; 2(6):208–14.
2. Bennett CH. Logical Reversibility of Computation. *IBM Journal of Research and Development*; 1973 Nov. p. 525– 32. Crossref

3. Landauer R. Irreversibility and Heat Generation in the computational Process. *IBM Journal of Research and Development*. 1961 Jul; 5(3):183–91. Crossref
4. Kanth BR, Krishna BM, Sridhar M, Swaroop VGS. A distinguish between reversible and conventional logic gates. *International Journal of Engineering Research and Applications*. 2012 Mar-Apr; 2(2):148–51.
5. Mamataj S, Das S, Rahaman A. An Approach for Realization of 2s Complement Adder Subtractor using DKG reversible gate. *International Journal of Emerging Technology and Advanced Engineering*. 2013 Dec; 3(12):205–9.
6. Babu HMH, Islam MR, Chowdhury AR, Chowdhury SMA. Synthesis of full-adder circuit using reversible logic 17th *International Conference on VLSI Design*; 2004. p. 757–60.
7. Biswas AK, Hasan M, Hasan M, Chowdhury AR, Md H, Babu H. A Novel Approach to Design BCD Adder and Carry Skip BCD Adder. 21st *International Conference on VLSI Design*; 2008. p. 566–71.
8. Thapliyal H, Ranganathan N. Design of reversible sequential circuits optimizing quantum cost delay and garbage outputs. *ACM Journal of Emerging Technologies in*

Computing Systems. ACM. New York, USA. 2010 Dec; 6(4).

9. Mamataj S, Das B, Rahaman A. A More Effective Realization of BCD Adder by using a new Technique Reversible logic BBCDC. International Journal of Computational Engineering Research. 2015 Feb; 4(2):13–9.

10. Suria ST, Jenath M. Design and Implementation of CLA Using reversible Logic Gates. International Journal of Innovative Research in Science Engineering and Technology. 2016 May; 5(5):2347–6710.